

SAN JOSE, CA, USA MARCH 4-7, 2024

UVM Testbench Automation for AMS Designs Jonathan David – Innophase Inc.

Henry Chang – Designer's Guide Consulting, Inc.







Outline

- The Analog TB generation problem
- Designing a standard TB
- A generic UVM agent design
- Automating TB construction
- Results
- Resources



Why Long delays until first test of mixed-signal designs?

Per design:

- Select test approach
- Build components
 - stimulate inputs
 - observe outputs
- Assemble
 - DUT
 - test components
- Manage
 - Error reports
 - Test checking

• A Faster way?

Result:

- Wild variations
 - Per design
 - Per verifier or team
 - Per company
- More TB time => Less Testing
 - Test quality/quantity suffers

Importance:

- Early System level
- Control Sequencing







SAN JOSE, CA, USA MARCH 4-7, 2024

Designing a Standard Test-bench

Select a standard framework

Design test-bench approach adaptable to any design.

acce



UVM: the Incumbent Framework (for digital design verification)

Pro

- Available training material
- digital team (probably) uses
 - Possible help source
- Built in:
 - Messaging (Fatal, Err, Warn, Info)
 - Phasing
 - Sequence management
 - Randomization
 - Test parallelization

Con

- Complicated
- Available training focused on digital bus transactions.
- Debugging also complicated

Alternatives?





Models-in-Minutes for the System or Chip-Level Test-bench?

- MiM generates models
- MiM generates block-level testbenches
 - Model validation
 - SystemVerilog RNM / AMS model vs Schematic
- TB easy to use
 - small designs
 - model testing and validation

- Limited above block-level IP top, chip-level
- Poor fit where:
 - Many sub-function types
 - 100+ control signals
 - Multiple test scenarios
- Not selected as full design framework





Approach: Manage Complexity Standardize, Abstract, Automate

- Standardize:
 - Reusable standard agents
 - Stimulus generation patterns
 - Observation collection patterns
- Abstract:
 - Single file to edit
 - "Simple" data structure
 - Available Editor Support
- Automate:
 - Python
 - Jinja template rendering

- Agents:
 - Autb_generic agent
 - Autb_csr_agent
- Templated TB top with
 - Power, Bias, (other) Analog
 - Register, (other) Digital
- Python dictionary
 - NextedText format+ Python code and Jinja2 for code templates
- Python scripts
 - Jinja Templates













SAN JOSE, CA, USA MARCH 4-7, 2024

A Generic UVM Agent Design

Since we select UVM can we abstract away some complexity?

SYSTEMS INITIATIVE

AUTB Generic IF

Interface -> sequence_item -> driver, monitor, agent

Flexibility: Key Requirement

- 1 // interface for the autb_generic agent.
- 2 interface autb_generic_if();
- 3 string settings[string], observations[string];
- 4 event sample_trigger;
- 5 string sequence_name, design_state_name;
- 6 endinterface

- Associative arrays
- String functions for get put
 - String <->logic variable
 - String <-> real variables
- String index
 - easy access to values by name.
- Modify per case:
 - Sequences
 - Adapter module





AUTB Generic Sequence Item (base)

42

43

44 45

46

47

48

49 50

51

52

53

54

55

56 57

58

Contains: same associative arrays adds housekeeping variables

1	//	sends control values to tb in name, value pairs in a hash,
2	//	with values converted to string for sending
3 >	cl	<pre>ass autb_generic_seq_item extends uvm_sequence_item;</pre>
5 >		`uvm_object_utils(autb_generic_seq_item)…
10		<pre>string settings[string];</pre>
11		<pre>string observations[string];</pre>
12 >		<pre>string design_state_name;</pre>
14		<pre>extern function new(string name = "autb_generic_seq_item");</pre>
15		<pre>extern function void do_copy(uvm_object rhs);</pre>
16		extern function bit
17		<pre>do_compare(uvm_object rhs, uvm_comparer comparer);</pre>
18		<pre>extern function string convert2string();</pre>
19		<pre>extern function void do_print(uvm_printer printer);</pre>
20		<pre>extern function void do_record(uvm_recorder recorder);</pre>
21	en	dclass:autb_generic_seq_item

Base: simple string comparison (similar for convert2string, copy etc)

```
function bit autb generic seg item::do compare(
 uvm object rhs, uvm comparer comparer);
 autb generic seg item rhs ;
 string i;
 bit eq = 1;
 if(!$cast(rhs , rhs)) begin
    `uvm error("do compare", "cast of rhs object failed")
   return 0;
  end
      eq &= super.do compare(rhs, comparer);
 foreach (rhs .settings[i])
      eq &= settings[i] == rhs .settings[i];
 foreach (rhs_.observations[i])
      eq &= observations[i] == rhs .observations[i];
 eq &= design state name == rhs .design state name;
 return eq;
endfunction:do compare
```





AUTB Generic Driver

Passes sequence item to the interface

42	<pre>task autb_generic_driver::run_phase(uvm_phase phase);</pre>
43	<pre>autb_generic_seq_item req;</pre>
44	<pre>autb_generic_seq_item rsp;</pre>
45	<pre>int psel_index;</pre>
46	<pre>string setting;</pre>
47	forever
48	begin
49	<pre>seq_item_port.get_next_item(req);</pre>
50	<pre>`uvm_info(\$sformatf("%s_DRIVER",</pre>
51	<pre>this.get_full_name().toupper()),</pre>
52	<pre>\$sformatf("Starting sequence %s",</pre>
53	<pre>req.get_name()),UVM_LOW)</pre>
54	<pre>foreach (req.settings[setting])</pre>
55	<pre>m_vif.settings[setting] = req.settings[setting];</pre>
56	<pre>m_vif.sequence_name = req.get_name();</pre>
57	<pre>seq_item_port.item_done();</pre>
58	end
59	endtask: run phase

Monitor is similar, and collects if changes, and puts them in an item.

- Here we chose to copy each element in the array to the if
- This allows unchanged elements in the interface to persist
- Separate sequences to manage subsets of variables simply.





AUTB CSR Interface and Agent

- Similar to generic agent
- Associative arrays:
 - *int* indexed by *string*.
- Because Many registers
 - conversions (int<->string) might 18 affect performance
- Adds delay function
 - mimics bus transaction delays.

<pre>//interface for the autb_csr agent</pre>
<pre>interface autb_csr_if();</pre>
<pre>int readonly[string], writable[string];</pre>
<pre>string sequence_name, design_state_name; int delay us. delay ns:</pre>
<pre>> task delay(input int us delay=1, ns delay=0);</pre>
endinterface







SAN JOSE, CA, USA MARCH 4-7, 2024

Automating Testbench Creation

acc



Automation Work Flow

Colored boxes show the inputs needed







Example Jinja Template

Data structure(dictionary) passed to template render engine Included: dictionaries, lists, variables with their values variety of functions for output interpolation



NITED STAT



Demo Design Data Structure

NestedText format – some repeated sections are folded.

library: RFDV scratch name: simple uvm testcase ports: AVDD1P8: direction: input porttype: power supply nom: 1.8 supply type: volts AVSS: direction: input porttype: power supply type: ground bg enable: direction: input porttype: register reg info: name: bg enable blockid: top width: 1 103 > default: 'b0 on value: 'b1

description: bias blk enable

	clk_en:
	direction: input
	lsb: 0
	msb: 3
	porttype: register
>	reg_info:
>	clk_out_0:
>	clk_out_1: …
>	clk_out_2:…
	clk_out_3:
	direction: output
	porttype: digital
	<pre>digital_type: clock</pre>
>	dll_lock_status: …
>	mclk_in:
>	mode_sel_0:
>	mode_sel_1: C
>	mode_sel_2:
>	mode sel 3:



mple Data modification here drives UVM file generation.





Example Design Simulation







Results

Effort level of single person – seems to be productive use of time.

- First iteration
 - Initial development of flow, agents, templates and code
 - 3 weeks from dut netlist to first test working.
- Second iteration
 - Simplified and polished the flow
 - Another 3 weeks from DUT netlist to full startup test working.
- Third iteration (and additional)
 - Simple flow reuse with minor tweaks
 - 1 day to build a simple example design and testbench and test
 - (testcase for simulator issue)





Future Plans

- Package code for command line use
- Add results checking
 - Enabling randomization.
- Provide generalized support for dynamic analog signals.





Resources

- Agent and template Code examples at https://github.com/jbdavid-inno/analog-uvm-tb.
- Example DUT with generated files are published at https://github.com/jbdavid-inno/simple_uvm_testcase.
- MiM (designers-guide.com)
- Visual Studio Code(Microsoft)
- Jinja.palletsprojects.com
- Verification Academy
- Google/Bing search

- NestedText.org
- Python.org
- IEEE.org







SAN JOSE, CA, USA MARCH 4-7, 2024

Questions?

Jonathan's Email: jdavid@innophaseinc.com

Henry's Email: henry@designers-guide.com

SYSTEMS INITIATIVE