 The Grand Canyon
The following documents give an overview of the verification methodology we employ. The first is a brief overview that was published in EE Times in June 2005. The second is a more detailed look at the methodology that was presented at CICC in September 2006.
Top-Down Design and Verification of Mixed-Signal Circuits
Provides an introduction and motivation for top-down verification. Top-down verification is a refinement of the top-down design methodology that adds considerable rigor and greatly reduces the chance of a functional failure.
Read the full paper.
Verification of Complex Analog Integrated Circuits
Functional complexity in analog, mixed-signal, and RF (A/RF) designs is increasing dramatically. Today’s simple A/RF functional block such as an RF receiver or power management unit can have hundreds to thousands of control bits. A/RF designs implement many modes of operation for different standards, power saving modes, and calibration. Increasingly, catastrophic failures in chips are due to functional bugs, and not due to missed performance specifications. Functionally verifying A/RF designs is a daunting task requiring a rigorous and systematic verification methodology. As occurred in digital design, analog verification is becoming a critical task that is distinct from design. This paper describes a verification methodology to address these challenges.
Read the full paper.
More information can be found in the form of papers, books, discussion forum, etc., on the companion community website, www.designers-guide.org. Here are some that apply to issues in functional and performance verification.
The Designer's Guide Community Website
How can you benefit from these ideas? Read on ...
|
